

PE-EC603C

CMOS VLSI Design

Combined Module Notes

Modules 1 – 6

Semester VI • 3L:0T:0P • 3 Credits

CGEC | B.Tech ECE (2023–27)

Biraj Sarkar

Disclaimer / Study Guide Notice:

These are condensed **Short Notes** focusing on core theory, key formulas, block/circuit diagrams, and standard viva Q&As for university exam revision. Exhaustive numerical practice problems and derivation edge cases are not covered. This serves as a quick-revision reference guide for students.

Contents

Module 1: VLSI Design Methodologies	4
1 VLSI Design Methodologies	4
1.1 Moore's Law	4
1.2 VLSI Design Flow (Gajski-Yuhan Y-Chart)	4
1.3 Design Hierarchy (Top-Down vs. Bottom-Up)	5
2 VLSI Design Styles	5
2.1 Full Custom Design	5
2.2 Semi-Custom Design	5
3 MOSFET Physical Operation	7
3.1 MOS Capacitor Operating Regions	7
3.2 Threshold Voltage (V_{th})	7
3.3 Body Effect	7
3.4 Channel Length Modulation (CLM)	8
3.5 Short-Channel Effects (SCE)	8
Module 2: MOSFET Current Expression Derivation	12
1 MOSFET Current Expression Derivation	12
1.1 Linear Region Derivation	12
1.2 Saturation Region Derivation	13
2 MOSFET Scaling Principles	13
2.1 Types of Scaling	13
2.2 Scaling Factors Summary	14
Module 3: Unit Fabrication Processes in VLSI	17
1 Unit Fabrication Processes in VLSI	17
1.1 Wafer Preparation	17
1.2 Oxidation	17
1.3 Photolithography	17
1.4 Diffusion & Ion Implantation	18
1.5 Deposition (CVD & PVD)	18
1.6 Etching & Chemical Mechanical Planarization (CMP)	18
2 CMOS Fabrication Process Flow	18
2.1 n-Well CMOS Process Flow Steps	18
2.2 p-Well and Twin-Tub CMOS Processes	19
Module 4: CMOS Inverter Working & Static Behavior	22
1 CMOS Inverter Working & Static Behavior	22
1.1 Circuit Diagram and Operation	22

2	Voltage Transfer Characteristics (VTC)	22
2.1	Five Regions of Operation	22
2.2	Derivation of Switching Threshold (V_{sp})	23
2.3	Noise Margins (NM_H, NM_L)	24
3	Alternative load Inverters	24

Module 5: CMOS Combinational Logic Gates 28

1	CMOS Combinational Logic Gates	28
1.1	Static NAND & NOR Gates	28
1.2	Complex Logic Gates (AOI & OAI)	28
2	Switching & Transient Characteristics	29
2.1	Propagation Delay Derivation (t_{pHL}, t_{pLH})	29
2.2	Rise and Fall Times (t_r, t_f)	30
2.3	Parasitic Capacitance Components	30
3	Dynamic CMOS Logic Circuits	30
3.1	Dynamic Gate Principle and Operation	30
3.2	Problems in Dynamic Logic	31
3.3	Domino Logic	31
3.4	NORA Logic	32
4	CMOS Sequential Logic Circuits	32
4.1	SR Latch	32
4.2	D Latch (Transmission Gate Based)	33
4.3	D Flip-flop (Master-Slave Configuration)	33

Module 6: Transistor Sizing & Buffer Chains 37

1	Transistor Sizing & Buffer Chains	37
1.1	Transistor Sizing Principles	37
1.2	Driving Large Capacitive Loads (Inverter Chain)	37
2	CMOS Power Dissipation	38
2.1	Dynamic Power Dissipation ($P_{dynamic}$)	38
2.2	Short-Circuit Power Dissipation ($P_{short-circuit}$)	38
2.3	Static Power Dissipation (P_{static})	39
2.4	Latch-Up and Prevention	39
3	Layout and Design Rules	39
3.1	Stick Diagrams	39
3.2	Lambda (λ) vs. Micron Layout Rules	40
4	Physical Design Automation	40

Module 1

VLSI Design Methodologies

1. VLSI Design Methodologies

Very Large Scale Integration (VLSI) is the process of creating an integrated circuit (IC) by combining millions of MOS transistors onto a single silicon chip.

1.1 Moore's Law

Coined by Gordon Moore in 1965, it is an empirical observation that has driven the semiconductor industry.

Moore's Law Statement


The number of transistors on a microchip doubles approximately every two years, while the cost of computers is halved.

- **Significance:** Guided strategic planning, driven exponential scaling of speed/memory, and decreased cost-per-transistor.
- **Limits to Scaling:** High power density (thermal limits), subthreshold leakage, and quantum tunneling (as oxide thickness drops below 1 nm).

1.2 VLSI Design Flow (Gajski-Yuhan Y-Chart)

The Y-Chart characterizes the design flow along three different domains of representation (axes) radiating from a central point:

1. **Behavioral Domain (Abstraction):** Describes what the system does (algorithms, RTL, transfer functions).
2. **Structural Domain (Interconnectivity):** Describes how components connect (CPUs, ALUs, logic gates, transistors).
3. **Physical/Geometric Domain (Layout):** Describes where components are physically placed on silicon (floorplans, cells, layout masks).



1.3 Design Hierarchy (Top-Down vs. Bottom-Up)

- **Top-Down Design Flow:** Starts at the system level (behavioral description) and recursively decomposes the system into functional blocks down to logic gates and transistor layouts. Highly automated and preferred for complex VLSI chips.
- **Bottom-Up Design Flow:** Starts at the lowest transistor level, building basic library cells (NAND, Flip-Flops) and grouping them into larger blocks until the system-level chip is constructed. Used for custom analog blocks and layout optimizations.

2. VLSI Design Styles

2.1 Full Custom Design

Every transistor, wire, and layer is custom-designed manually.

- **Features:** Yields the highest possible performance, smallest silicon area, and lowest power dissipation.
- **Drawbacks:** Extremely high engineering cost, very long design cycle (time-to-market), and high risk of errors. Reserved for high-volume processors and analog blocks.

2.2 Semi-Custom Design

- **Standard-Cell Based Design:** Layout is composed of pre-designed, pre-tested cell libraries (AND, flip-flops) placed in rows. Wires are routed automatically in channels between cell rows. Offers a balance between performance, design time, and cost.
- **Gate Array Based Design:** Wafers containing regular arrays of uncommitted transistors are pre-fabricated up to the metal contact level. Design customization is done only on the final metal interconnect mask layers. Very fast turnaround time and low mask cost, but lower utilization and speed.

- **FPGA (Field Programmable Gate Array):** Contains pre-fabricated programmable logic blocks (LUTs) and routing matrices. Configured electrically by loading configuration bits (RAM/Flash) without mask fabrication. Zero mask cost, instant turnaround, but has higher area and lower speed compared to ASICs.

Comparison of Design Methodologies

Feature	Full Custom	Standard-Cell	FPGA
Design Time	Very Long (Months/Years)	Medium (Weeks/Months)	Very Short (Hours/Days)
NRE Mask Cost	Extremely High	High	Zero
Performance	Maximum	High	Moderate
Unit Cost	Low (at high volume)	Medium	High (due to overhead)
Flexibility	Zero (after tape-out)	Zero (after tape-out)	Re-programmable

3. MOSFET Physical Operation

An n-channel MOSFET consists of a p-type silicon substrate (body), two heavily doped n+ regions (source and drain), and a metal/polysilicon gate insulated from the substrate by a thin silicon dioxide (SiO_2) layer.

3.1 MOS Capacitor Operating Regions

With the source and body grounded ($V_S = V_B = 0\text{ V}$), as the gate voltage V_G increases:

- Accumulation** ($V_G < V_{FB}$): Negative charge on the gate attracts majority holes from the p-substrate to the silicon-oxide interface.
- Depletion** ($V_{FB} < V_G < V_{th}$): Small positive gate voltage repels holes away from the interface, leaving behind fixed, negative acceptor ions (N_A^-), forming a carrier-free depletion region.
- Inversion** ($V_G > V_{th}$): A large positive gate voltage bends the energy bands down sufficiently to attract minority electrons from the substrate and n+ source/drain to the interface. This forms a thin, conducting n-channel directly beneath the oxide.

3.2 Threshold Voltage (V_{th})

The threshold voltage is the minimum gate-to-source voltage required to induce strong inversion (creation of the conducting channel).

Threshold Voltage Formula

For a p-substrate device:

$$V_{th} = \Phi_{MS} + 2\phi_F - \frac{Q_{ox}}{C_{ox}} - \frac{Q_d}{C_{ox}} \quad (1)$$

where:

- Φ_{MS} : Metal-semiconductor work function difference.
- ϕ_F : Bulk Fermi potential: $\phi_F = V_T \ln(N_A/n_i)$.
- Q_{ox} : Fixed oxide interface charge.
- Q_d : Depletion region charge: $Q_d = -\sqrt{2q\epsilon_{si}N_A(2\phi_F + V_{SB})}$.
- C_{ox} : Gate oxide capacitance per unit area: $C_{ox} = \epsilon_{ox}/t_{ox}$.

3.3 Body Effect

When the source-to-body junction is reverse-biased ($V_{SB} > 0$), the depletion region thickness increases, exposing more negative acceptor ions. The gate must support this extra depletion charge before inversion can occur, increasing the threshold voltage.

Body Effect Expression

The shifted threshold voltage is expressed as:

$$V_{th} = V_{th0} + \gamma \left(\sqrt{|2\phi_F| + V_{SB}} - \sqrt{|2\phi_F|} \right) \quad (2)$$

where:

- V_{th0} : Threshold voltage at zero body bias ($V_{SB} = 0$).
- γ : Body effect coefficient: $\gamma = \frac{\sqrt{2q\epsilon_{si}N_A}}{C_{ox}}$ (units: $V^{1/2}$).
- V_{SB} : Source-to-body reverse bias voltage.

3.4 Channel Length Modulation (CLM)

In saturation ($V_{DS} > V_{GS} - V_{th}$), the channel pinches off at the drain end. Further increases in V_{DS} cause the pinch-off point to move toward the source, reducing the effective channel length to $L_{eff} = L - \Delta L$. **Effect:** Because current is inversely proportional to channel length ($I_D \propto 1/L_{eff}$), the channel shortening causes the drain current to rise with V_{DS} rather than saturating completely:

$$I_{D,sat} \propto (1 + \lambda V_{DS}) \quad (3)$$

where λ is the channel length modulation parameter (V^{-1}).

3.5 Short-Channel Effects (SCE)

Short-channel effects occur when the physical channel length L is of the same order of magnitude as the source/drain depletion region widths.

- **Drain-Induced Barrier Lowering (DIBL):** High drain voltage lowers the source-channel potential barrier, allowing extra electrons to inject into the channel, reducing V_{th} and increasing subthreshold leakage.
- **Charge Sharing:** The gate depletion region overlaps with the source/drain depletion regions. Part of the depletion charge is supported by the source/drain junctions rather than the gate, lowering the gate charge required for inversion $\Rightarrow V_{th}$ decreases.
- **Velocity Saturation:** In short channels, the longitudinal electric field ($E = V_{DS}/L$) is very high. Carrier drift velocity saturates ($v_{sat} \approx 10^7$ cm/s) due to phonon scattering, making the drain current linear with V_{GS} instead of quadratic.
- **Hot Carrier Injection (HCI):** High-energy electrons near the drain generate electron-hole pairs via impact ionization. Some electrons gain enough energy to penetrate the gate oxide, creating interface states that drift V_{th} over time.

Quick Revision — Module 1

VLSI Design Flow & MOSFET Physics | PE-EC603C

Key Module 1 Formulas

Threshold Voltage: $V_{th} = V_{th0} + \gamma \left(\sqrt{|2\phi_F| + V_{SB}} - \sqrt{|2\phi_F|} \right)$

Body Effect Coefficient: $\gamma = \frac{\sqrt{2q\epsilon_{si}N_A}}{C_{ox}}$ Bulk Potential: $\phi_F = V_T \ln \left(\frac{N_A}{n_i} \right)$

Oxide Capacitance: $C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$ CLM Saturation factor: $(1 + \lambda V_{DS})$

One-Line Definitions

- **Moore's Law:** Observation stating that transistor density doubles every 2 years while cost drops.
- **Y-Chart:** Visual model categorizing VLSI design along behavioral, structural, and physical domains.
- **Strong Inversion:** State where gate voltage is high enough to make channel electron concentration equal to bulk hole doping.
- **Body Effect:** Increase in threshold voltage due to negative source-to-body substrate bias.
- **Channel Length Modulation:** Pinch-off point migration under high drain bias, shortening effective channel length.
- **DIBL:** Short-channel threshold drop caused by the drain potential lowering the source junction injection barrier.
- **Velocity Saturation:** Saturation of carrier drift velocity under high electric fields in short channels.

Frequently Asked / Viva Questions

Q1. What is the Gajski-Yuhan Y-Chart and how is it used in VLSI?

The Y-chart defines the design abstraction levels (System, RTL, Logic, Circuit) along three domains: Behavioral, Structural, and Physical. The design flow is a spiral mapping that translates behavioral specifications into structural connections, which are then placed and routed into physical layout masks.

Q2. Compare Gate Array and Standard-Cell based design styles.

Standard-cell design uses fully customized layers and pre-designed logic libraries, offering high density and performance but higher mask costs. Gate arrays use pre-fabricated transistors up to the metal contact layer, customizing only interconnect masks, which reduces mask costs and manufacturing time but lowers speed.

Frequently Asked / Viva Questions (contd.)

Q3. Why does the threshold voltage increase with reverse body bias ($V_{SB} > 0$)?

Reverse biasing the source-body junction widens the depletion layer beneath the gate, exposing more ionized acceptor impurities (N_A^-). The gate voltage must support this additional depletion charge before it can create the inversion channel, raising the required threshold voltage.

Q4. What is flat-band voltage and flat-band condition?

Flat-band voltage (V_{FB}) is the gate voltage at which there is no charge on the gate and no net charge in the silicon substrate. Under this condition, the energy bands in the semiconductor remain perfectly flat up to the oxide interface.

Q5. Explain the physical cause of Channel Length Modulation (CLM).

When the drain voltage V_{DS} exceeds the overdrive voltage ($V_{GS} - V_{th}$), the channel pinch-off point moves away from the drain. The voltage drop across the remaining inverted channel remains locked at $V_{DS,sat} = V_{GS} - V_{th}$, while the excess voltage ($V_{DS} - V_{DS,sat}$) is dropped across the depletion region near the drain, physically shortening the channel.

Q6. What is Drain-Induced Barrier Lowering (DIBL) and how does it affect V_{th} ?

In short-channel devices, the drain depletion region extends deep into the channel. When high drain voltage is applied, its electric field lines penetrate under the gate oxide, lowering the potential barrier between the source and the channel. This allows subthreshold conduction to begin at a lower gate voltage, lowering V_{th} .

Q7. What is velocity saturation and what is its effect on the saturation current of a short-channel MOSFET?

At high electric fields ($E \approx 10^4$ V/cm), carrier velocity saturates due to collision scattering. In a short-channel MOSFET, this causes the drain current to become linearly proportional to V_{GS} ($I_{D,sat} \propto V_{GS} - V_{th}$) instead of quadratic, limiting the speed/drive current.

Q8. Describe Hot Carrier Injection (HCI).

HCI occurs when carriers gain high kinetic energy from the large electric field near the drain. These "hot" carriers undergo impact ionization, and some gain enough energy to jump over the SiO_2 barrier into the gate oxide, trapping charge. This leads to threshold voltage shifts and device degradation over time.

Q9. Why is FPGA design preferred for low-volume applications?

Because FPGAs do not require custom silicon mask fabrication, eliminating non-recurring engineering (NRE) costs. The hardware can be re-programmed instantly, making it highly cost-effective and faster for low-volume designs.

Q10. Define the terms: Accumulation, Depletion, and Inversion in an MOS capacitor.

Accumulation is the drawing of majority holes to the interface when $V_G < 0$. Depletion is the pushing away of holes, leaving a depletion charge when $V_G >$

Frequently Asked / Viva Questions (contd.)

0 but below V_{th} . Inversion is the drawing of minority electrons to create a conducting channel when $V_G > V_{th}$.

Module 2

MOSFET Current Expression Derivation


1. MOSFET Current Expression Derivation

To derive the current-voltage ($I_D - V_{DS}$) characteristics of a MOSFET, we utilize the **Gradual Channel Approximation (GCA)**.

Gradual Channel Approximation (GCA)

GCA assumes that the electric field perpendicular to the channel (transverse field E_x created by gate voltage) is much larger than the electric field parallel to the channel (longitudinal field E_y created by drain-to-source voltage): $|E_x| \gg |E_y| \Rightarrow \left| \frac{\partial E_x}{\partial x} \right| \gg \left| \frac{\partial E_y}{\partial y} \right|$.

n-channel MOSFET Cross-Section



1.1 Linear Region Derivation

Let the coordinate along the channel be y , where $y = 0$ at the source and $y = L$ at the drain. Let $V(y)$ be the channel potential at position y . The local mobile inversion charge density per unit area $Q_I(y)$ is:

$$Q_I(y) = -C_{ox} [V_{GS} - V(y) - V_{th}] \quad (4)$$

The drift current in the channel is driven by the longitudinal electric field $E_y = -dV(y)/dy$. The drain current I_D at any point y is:

$$I_D = W \cdot Q_I(y) \cdot v_y(y) \quad (5)$$

where W is the channel width, and $v_y(y)$ is the drift velocity of electrons: $v_y(y) = -\mu_n E_y(y) = \mu_n \frac{dV(y)}{dy}$. Substituting the expressions:

$$I_D = W \cdot (-C_{ox} [V_{GS} - V(y) - V_{th}]) \cdot \left(-\mu_n \frac{dV(y)}{dy} \right) \quad (6)$$

$$I_D = \mu_n C_{ox} W [V_{GS} - V(y) - V_{th}] \frac{dV(y)}{dy} \quad (7)$$

Rearranging terms:

$$I_D \cdot dy = \mu_n C_{ox} W [V_{GS} - V_{th} - V(y)] dV(y) \quad (8)$$

Integrating along the channel length from the source ($y = 0, V(0) = 0$) to the drain ($y = L, V(L) = V_{DS}$):

$$\int_0^L I_D dy = \mu_n C_{ox} W \int_0^{V_{DS}} [V_{GS} - V_{th} - V] dV \quad (9)$$

Since I_D is constant throughout the channel:

$$I_D \cdot L = \mu_n C_{ox} W \left[(V_{GS} - V_{th})V - \frac{V^2}{2} \right]_0^{V_{DS}} \quad (10)$$

$$I_D = \mu_n C_{ox} \frac{W}{L} \left[(V_{GS} - V_{th})V_{DS} - \frac{V_{DS}^2}{2} \right] \quad (11)$$

This is the **MOSFET Linear Region Current Equation** (valid for $V_{DS} < V_{GS} - V_{th}$).

1.2 Saturation Region Derivation

As V_{DS} increases, the channel charge density at the drain end drops to zero when $V_{DS} = V_{GS} - V_{th}$. This condition is called **pinch-off**. The saturation current $I_{D,sat}$ remains constant with further increases in V_{DS} . Substituting the pinch-off voltage $V_{DS} = V_{GS} - V_{th}$ into the linear current equation:

$$I_{D,sat} = \mu_n C_{ox} \frac{W}{L} \left[(V_{GS} - V_{th})(V_{GS} - V_{th}) - \frac{(V_{GS} - V_{th})^2}{2} \right] \quad (12)$$

$$I_{D,sat} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{th})^2 \quad (13)$$

This is the **MOSFET Saturation Region Current Equation** (valid for $V_{DS} \geq V_{GS} - V_{th}$).

2. MOSFET Scaling Principles

Scaling refers to reducing the physical dimensions of the MOSFET (channel length L , width W , gate oxide thickness t_{ox}) by a factor of $\beta > 1$ to increase packing density and speed.

2.1 Types of Scaling

- **Constant-Field Scaling (Full Scaling):** All physical dimensions (W, L, t_{ox}) and voltages (V_{DD}, V_{th}) are scaled down by the factor $1/\beta$. This keeps the internal electric fields constant, preventing breakdown.
- **Constant-Voltage Scaling:** Only physical dimensions are scaled down by $1/\beta$, while the supply voltage V_{DD} remains unchanged. This preserves system compatibility with older circuits (e.g. 5V logic) but leads to very high electric fields inside the chip.

2.2 Scaling Factors Summary

The table below summarizes how physical parameters scale under both scaling paradigms:

Comparison of Scaling Paradigms

Parameter	Constant-Field	Constant-Voltage
Dimensions (W, L, t_{ox})	$1/\beta$	$1/\beta$
Voltages (V_{DD}, V_{th})	$1/\beta$	1
Electric Field (E)	1	β
Capacitance (C_{ox})	β	β
Drain Current (I_D)	$1/\beta$	β
Gate Delay (τ)	$1/\beta$	$1/\beta^2$
Power Dissipation (P)	$1/\beta^2$	β
Power Density (P/Area)	1	β^3

Warning: Power Density Escalation

Under Constant-Voltage scaling, the power density increases by β^3 . This causes massive heat dissipation issues in sub-micron chips, making Constant-Field (or hybrid) scaling mandatory for modern deep sub-micron VLSI designs.

Quick Revision — Module 2

MOSFET Current Derivation & Scaling | PE-EC603C

Key Module 2 Formulas

Linear Current:
$$I_D = \mu_n C_{ox} \frac{W}{L} \left[(V_{GS} - V_{th}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

Saturation Current:
$$I_{D,sat} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{th})^2 (1 + \lambda V_{DS})$$

Pinch-off Condition:
$$V_{DS,sat} = V_{GS} - V_{th} \quad C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$$

One-Line Definitions

- **GCA:** Approximation assuming channel potential variations are much slower than gate oxide potential drops.
- **Pinch-off:** Condition where the inversion channel charge vanishes at the drain end ($V_{DS} = V_{GS} - V_{th}$).
- **Constant-Field Scaling:** Scaling method where dimensions and voltages are reduced by β to keep internal fields constant.
- **Constant-Voltage Scaling:** Scaling method where dimensions are reduced by β while voltages remain constant.
- **Subthreshold Current:** Leakage current that flows from drain to source even when $V_{GS} < V_{th}$.
- **Drift Velocity:** Average velocity attained by charged particles (electrons) in a material due to an electric field.

Frequently Asked / Viva Questions

Q1. State the Gradual Channel Approximation (GCA) and its physical validity.

GCA assumes the longitudinal field along the channel $E_y = dV/dy$ changes very slowly compared to the vertical field E_x across the oxide. It is highly valid for long-channel devices ($L \gg t_{ox}$), but breaks down in short-channel devices where E_y is extremely high.

Q2. Derive the drain current equation for a MOSFET operating in the linear region.

Starting with charge density $Q_I(y) = -C_{ox}(V_{GS} - V(y) - V_{th})$ and current $I_D = WQ_I(y)\mu_n(dV/dy)$, we integrate from $y = 0$ to L and $V = 0$ to V_{DS} to obtain the linear equation: $I_D = \mu_n C_{ox} \frac{W}{L} [(V_{GS} - V_{th})V_{DS} - V_{DS}^2/2]$.

Q3. Explain the concept of channel pinch-off.

Pinch-off occurs when the voltage difference between the gate and the channel at the drain end falls below the threshold voltage, i.e., $V_{GD} = V_{GS} - V_{DS} = V_{th}$. At

Frequently Asked / Viva Questions (contd.)

this point, the local inversion charge density at the drain becomes zero, and the current saturates.

Q4. Why does Constant-Voltage scaling lead to reliability issues in sub-micron devices?

Because the physical dimensions (L, t_{ox}) are scaled down by $1/\beta$ while supply voltage stays constant, the internal electric fields increase by a factor of β . This causes oxide breakdown, hot-carrier injection, and velocity saturation.

Q5. A MOSFET has $W = 10\ \mu\text{m}$, $L = 1\ \mu\text{m}$, $\mu_n C_{ox} = 100\ \mu\text{A}/\text{V}^2$, and $V_{th} = 0.8\ \text{V}$. Find I_D at $V_{GS} = 2.0\ \text{V}$ and $V_{DS} = 0.5\ \text{V}$.

Here $V_{GS} - V_{th} = 2.0 - 0.8 = 1.2\ \text{V}$. Since $V_{DS} = 0.5\ \text{V} < 1.2\ \text{V}$, the device is in the linear region.

$$I_D = 100 \times 10 [(1.2)(0.5) - 0.25/2] = 1000 [0.6 - 0.125] = 475\ \mu\text{A}.$$

Q6. Calculate the saturation current $I_{D,\text{sat}}$ for the same device ($V_{GS} = 2.0\ \text{V}$, $V_{DS} = 1.5\ \text{V}$).

Since $V_{DS} = 1.5\ \text{V} > 1.2\ \text{V}$, the device is in saturation.

$$I_{D,\text{sat}} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{th})^2 = \frac{1}{2} \cdot 100 \cdot 10 \cdot (1.2)^2 = 500 \cdot 1.44 = 720\ \mu\text{A}.$$

Q7. Why does power density remain constant under constant-field scaling?

Under constant-field scaling, the power P scales by $1/\beta^2$ and the chip area ($W \times L$) scales by $1/\beta^2$. Therefore, the ratio P/Area scales by $(1/\beta^2)/(1/\beta^2) = 1$, keeping the thermal density constant.

Q8. Derive the scaling factor of gate delay τ in constant-field scaling.

Gate delay is $\tau = \frac{C \cdot V}{I}$. Capacitance $C \propto W \cdot L/t_{ox}$ scales by $1/\beta$, voltage V scales by $1/\beta$, and current I scales by $1/\beta$. Thus, τ scales by $\frac{(1/\beta) \cdot (1/\beta)}{1/\beta} = 1/\beta$ (speed increases by β).

Q9. What is the effect of channel length modulation on the saturation drain current?

It adds a term $(1 + \lambda V_{DS})$ to the saturation current equation. This represents the fact that after pinch-off, the effective channel length shortens as V_{DS} increases, causing a small, linear increase in current rather than a flat saturation.

Q10. Why is electron mobility (μ_n) higher than hole mobility (μ_p)?

Electrons reside in the conduction band where they have lower effective mass and experience less lattice scattering than holes, which move through the valence band by bond-breaking. This makes $\mu_n \approx 2.5$ to 3 times higher than μ_p .

Module 3

Unit Fabrication Processes in VLSI

1. Unit Fabrication Processes in VLSI

IC fabrication involves a sequential series of chemical and physical processing steps performed on a high-purity silicon wafer substrate.

1.1 Wafer Preparation

Raw silicon dioxide (sand) is reduced to electronic-grade silicon (EGS). Wafers are cut from a single-crystal ingot grown via the **Czochralski (CZ) method**, followed by slicing, edge-rounding, grinding, and chemical-mechanical polishing (CMP) to create a defect-free surface.

1.2 Oxidation

The process of growing a thin layer of silicon dioxide (SiO_2) on the silicon surface. It is used as a gate oxide, masking layer, and passivation barrier.

- **Dry Oxidation ($\text{Si} + \text{O}_2 \rightarrow \text{SiO}_2$):** Performed in pure oxygen gas. Growth is slow, but produces high-density, high-quality oxides. Used for thin gate oxides.
- **Wet Oxidation ($\text{Si} + 2\text{H}_2\text{O} \rightarrow \text{SiO}_2 + 2\text{H}_2$):** Performed in water vapor. Growth is very fast, but density is lower. Used for thick field oxides (FOX) or masking layers.

Deal-Grove Model of Oxidation

The oxide thickness x_{ox} grown over time t is expressed by the quadratic relation:

$$x_{ox}^2 + A \cdot x_{ox} = B(t + \tau) \quad (14)$$

- **Short times (linear regime):** $x_{ox} \approx \frac{B}{A}(t + \tau)$ (reaction rate-limited).
- **Long times (parabolic regime):** $x_{ox} \approx \sqrt{B \cdot t}$ (diffusion-limited through existing oxide).

1.3 Photolithography

A process used to transfer geometric patterns from a photo-mask onto the wafer surface. 1. **Coating:** Apply light-sensitive polymer liquid (**Photoresist - PR**) on the wafer and spin to distribute uniformly. Soft-bake to drive off solvents. 2. **Exposure:** Shine UV light through a chrome pattern photo-mask onto the PR layer.

- **Positive PR:** Exposed regions become soluble in developer solution.
 - **Negative PR:** Exposed regions polymerize/cross-link, becoming insoluble.
3. **Development:** Wash away soluble photoresist in developer solution. Hard-bake to solidify the remaining PR pattern.

1.4 Diffusion & Ion Implantation

These processes introduce dopant impurities (boron for p-type, phosphorus/arsenic for n-type) into selective regions of the silicon substrate:

- **Diffusion:** High-temperature thermal process (900°C–1100°C). Dopant atoms diffuse isotropically (in all directions, leading to lateral junction spreading beneath the masks) following Fick's laws of diffusion.
- **Ion Implantation:** An energetic beam of dopant ions is accelerated in an electric field (10–500 keV) and directed at the wafer. Ions penetrate vertically, creating a precise, anisotropic dopant profile. This causes lattice damage, requiring high-temperature **thermal annealing** to restore the crystal structure.

1.5 Deposition (CVD & PVD)

Used to grow thin films of materials (polysilicon, silicon nitride, metals) on the wafer surface.

- **Chemical Vapor Deposition (CVD):** Gaseous precursors react chemically at the wafer surface (e.g., thermal decomposition of silane to deposit polysilicon: $\text{SiH}_4 \rightarrow \text{Si} + 2\text{H}_2$).
- **Physical Vapor Deposition (PVD):** Physical transfer of atoms (sputtering or vacuum evaporation) from a metal target to the wafer. Used for metallization.

1.6 Etching & Chemical Mechanical Planarization (CMP)

- **Etching:** Selective removal of material not protected by photoresist.
 - **Wet Chemical Etching:** Isotropic, causes undercutting under the mask.
 - **Reactive Ion Etching (RIE) / Dry Etching:** Anisotropic, uses gas plasma to etch vertically.
- **CMP:** A chemical slurry and mechanical polishing pad process used to achieve flat, planar surfaces before subsequent lithography steps.

2. CMOS Fabrication Process Flow

CMOS circuits require the fabrication of both n-channel and p-channel MOSFETs on the same substrate. Since the substrate can only have one doping type (e.g., p-type), a localized well of the opposite type (e.g., n-well) must be created to house the complementary device.

2.1 n-Well CMOS Process Flow Steps


Starting with a p-type substrate: 1. **Well Formation:** Lithography and ion implantation of phosphorus/arsenic to create the **n-well region** (where pMOS transistors will be placed).

Drive-in anneal. 2. **Active Area Definition:** Deposit silicon nitride (Si_3N_4) as a mask, pattern it, and grow thick **Field Oxide (FOX)** via local oxidation of silicon (LOCOS) to isolate active regions. 3. **Threshold Adjust Implants:** Implantation of boron to adjust the threshold voltages of both nMOS and pMOS devices. 4. **Gate Oxide Growth:** Grow high-quality, ultra-thin dry gate oxide layer (SiO_2). 5. **Polysilicon Gate Formation:** Deposit polysilicon via CVD, pattern it with lithography, and etch to form the gate electrodes. 6. **Source/Drain Implantation (Self-Aligned Gates):**

- Implant arsenic/phosphorus (n^+) to form nMOS source/drain and the n-well body contact tap. The polysilicon gate acts as a self-aligned mask for the channel.
- Implant boron (p^+) to form pMOS source/drain and the p-substrate body contact tap.

7. **Interlevel Dielectric (ILD) Deposition:** Deposit thick insulating oxide layer, etch contact holes. 8. **Metallization:** Deposit metal (aluminum/copper) via PVD, pattern, and etch to form interconnects.

CMOS Inverter Fabrication Cross-Section



2.2 p-Well and Twin-Tub CMOS Processes

- **p-Well Process:** Starts with an n-type substrate. nMOS transistors are created inside a fabricated p-well, while pMOS transistors are fabricated directly in the n-substrate.
- **Twin-Tub Process:** Starts with a high-resistivity wafer containing an epitaxial layer. Both an n-well (tub) and a p-well (tub) are fabricated separately to optimize nMOS and pMOS channel profiles independently, eliminating threshold voltage offsets and minimizing latch-up risk.

Quick Revision — Module 3

VLSI and IC Fabrication Technology | PE-EC603C

Key Fabrication Equations

$$\text{Deal-Grove Model: } x_{ox}^2 + A \cdot x_{ox} = B(t + \tau)$$

$$\text{Linear Oxide growth rate (thin): } \frac{dx_{ox}}{dt} \approx \frac{B}{A} \quad \text{Parabolic rate (thick): } \frac{dx_{ox}}{dt} \approx \frac{B}{2x_{ox}}$$

$$\text{Fick's Second Law of Diffusion: } \frac{\partial C(x, t)}{\partial t} = D \frac{\partial^2 C(x, t)}{\partial x^2}$$

One-Line Definitions

- **Czochralski Method:** Silicon crystal growth technique pulling single-crystal ingots from a liquid melt.
- **Dry Oxidation:** Oxidation utilizing pure oxygen gas, producing thin, highly uniform gate dielectric layers.
- **Wet Oxidation:** Oxidation utilizing steam water vapor, growing thick field oxides (FOX) rapidly.
- **Photoresist:** Light-sensitive organic polymer liquid used to transfer photomask geometric patterns.
- **Ion Implantation:** Anisotropic process accelerating dopant ions at high fields to target precise vertical depth profiles.
- **Self-Aligned Gate:** Technique where polysilicon gates act as masks for source/drain implants, preventing overlap offsets.
- **Twin-Tub CMOS:** Fabricating both n-well and p-well regions on epitaxial layers to optimize both transistor profiles.

Frequently Asked / Viva Questions

Q1. Compare dry oxidation and wet oxidation in terms of growth rate, density, and application.

Dry oxidation uses pure oxygen; its growth rate is slow but it produces high-density, high-quality oxides, making it suitable for thin gate oxides. Wet oxidation uses steam; its growth rate is very fast but it yields lower density, making it suitable for thick field isolation oxides (FOX).

Q2. Explain the difference between positive and negative photoresists.

In positive photoresists, exposure to UV light breaks down chemical bonds, making the exposed region highly soluble in the developer. In negative photoresists, UV exposure causes cross-linking, making the exposed region insoluble while unexposed regions wash away.

Frequently Asked / Viva Questions (contd.)

Q3. Why is ion implantation preferred over thermal diffusion for doping?

Ion implantation is highly anisotropic, allowing precise independent control of both dose (total quantity of atoms) and depth (controlled by acceleration energy) with minimal lateral spreading under masks. Thermal diffusion is isotropic and spreads laterally.

Q4. What is the Deal-Grove model and what are its two limiting regimes?

The Deal-Grove model describes the kinetics of thermal oxidation. The two limiting regimes are the linear regime (for thin oxides, reaction-rate limited at the silicon interface, $x_{ox} \propto t$) and the parabolic regime (for thick oxides, diffusion-limited through the existing SiO_2 layer, $x_{ox} \propto \sqrt{t}$).

Q5. What is thermal annealing and why is it necessary after ion implantation?

During ion implantation, high-energy dopant ions bombard the silicon lattice, knocking atoms out of position and damaging the crystal structure. Thermal annealing heats the wafer (typically 900°C to 1000°C) to repair the crystal lattice and electrically activate the dopants.

Q6. Explain the term "Self-Aligned Gate" process.

In this process, the polysilicon gate is patterned first. During the subsequent source/drain ion implantation, the gate itself acts as a mask protecting the channel region. This guarantees perfect alignment of the source/drain junctions with the gate edges, eliminating overlap capacitances.

Q7. What is the function of the body tap (p^+ in p-substrate) and well tap (n^+ in n-well)?

The body tap connects the p-substrate to the lowest potential (GND) and the well tap connects the n-well to the highest potential (V_{DD}). This keeps the parasitic p-substrate/n-well p-n junctions reverse-biased, preventing latch-up.

Q8. What is Local Oxidation of Silicon (LOCOS) and what is its drawback?

LOCOS is a selective oxidation process using silicon nitride masks to grow thick field oxide (FOX) for isolating adjacent devices. Its drawback is the lateral diffusion of oxygen under the nitride mask, forming a sloped oxide region called the "bird's beak", which wastes active area.

Q9. What is Shallow Trench Isolation (STI)?

STI is an isolation technique that replaces LOCOS in sub-micron technologies. It involves etching a shallow trench between active areas, filling it with deposited oxide (CVD), and planarizing it using CMP. It eliminates the bird's beak effect.

Q10. Describe the Twin-Tub CMOS process and its benefits.

The Twin-Tub process creates both an n-well and a p-well tub inside a high-resistivity epitaxial layer. This allows the doping profiles, threshold voltages, and body effects of nMOS and pMOS transistors to be optimized independently.

Module 4

CMOS Inverter Working & Static Behavior

1. CMOS Inverter Working & Static Behavior


The static CMOS inverter is the core combinational building block of digital VLSI circuits.

1.1 Circuit Diagram and Operation

It consists of a pull-up pMOS transistor (connected between V_{DD} and V_{out}) and a pull-down nMOS transistor (connected between V_{out} and GND). **Operation:**

- $V_{in} = 0\text{ V}$ (Logic '0'): nMOS is cut-off; pMOS is ON (linear/saturated), pulling V_{out} up to V_{DD} (Logic '1').
- $V_{in} = V_{DD}$ (Logic '1'): pMOS is cut-off; nMOS is ON, pulling V_{out} down to 0 V (Logic '0').

CMOS Inverter Circuit & Equivalent Switch Representation




2. Voltage Transfer Characteristics (VTC)

The VTC plot of V_{out} vs. V_{in} characterizes the inverter's static response.

2.1 Five Regions of Operation

The VTC curve is divided into 5 distinct regions based on the state of the two transistors:

CMOS Inverter Voltage Transfer Characteristics (VTC)



1. **Region 1** ($0 \leq V_{in} < V_{thn}$): Input is low. nMOS is cut-off ($I_{Dn} = 0$). pMOS is ON in the linear region. $V_{out} = V_{DD}$.
2. **Region 2** ($V_{thn} \leq V_{in} < V_{sp}$): nMOS turns ON in saturation ($V_{DSn} > V_{GSn} - V_{thn}$). pMOS is ON in linear region. V_{out} begins to drop.
3. **Region 3** ($V_{in} = V_{sp}$): Switching threshold. Both nMOS and pMOS are in saturation. The output drops steeply.
4. **Region 4** ($V_{sp} < V_{in} \leq V_{DD} - |V_{thp}|$): nMOS is ON in linear region. pMOS is ON in saturation region.
5. **Region 5** ($V_{in} > V_{DD} - |V_{thp}|$): Input is high. pMOS is cut-off ($I_{Dp} = 0$). nMOS is ON in linear region. $V_{out} = 0$ V.

2.2 Derivation of Switching Threshold (V_{sp})

The switching threshold (or gate threshold voltage V_{sp}) is defined as the point where $V_{in} = V_{out}$. In Region 3, both transistors are in saturation:

$$I_{Dn} = I_{Dp} \Rightarrow \frac{1}{2}k_n (V_{sp} - V_{thn})^2 = \frac{1}{2}k_p (V_{DD} - V_{sp} - |V_{thp}|)^2 \quad (15)$$

Taking the square root on both sides:

$$\sqrt{k_n} (V_{sp} - V_{thn}) = \sqrt{k_p} (V_{DD} - V_{sp} - |V_{thp}|) \quad (16)$$

Divide by $\sqrt{k_n}$ and define the ratio $r = \sqrt{k_p/k_n}$:

$$V_{sp} - V_{thn} = r (V_{DD} - V_{sp} - |V_{thp}|) \quad (17)$$

$$V_{sp}(1 + r) = V_{thn} + r (V_{DD} - |V_{thp}|) \quad (18)$$

$$V_{sp} = \frac{V_{thn} + r (V_{DD} - |V_{thp}|)}{1 + r} \quad (19)$$

For a **symmetric inverter** where $k_n = k_p \Rightarrow r = 1$, and $V_{thn} = |V_{thp}|$:

$$V_{sp} = \frac{V_{DD}}{2} \quad (20)$$

To achieve a symmetric inverter ($k_n = k_p$), since electron mobility $\mu_n \approx 2.5\mu_p$, we must scale the channel widths:

$$\mu_n C_{ox} \frac{W_n}{L_n} = \mu_p C_{ox} \frac{W_p}{L_p} \Rightarrow \left(\frac{W}{L}\right)_p \approx 2.5 \left(\frac{W}{L}\right)_n \quad (21)$$

2.3 Noise Margins (NM_H, NM_L)

Noise margin measures the allowable electrical noise voltage on input terminals before the gate output state becomes corrupted.

Critical Voltages:

- V_{IL} (Input Low Voltage): The highest input voltage interpreted as Logic '0' (where $dV_{out}/dV_{in} = -1$).
- V_{IH} (Input High Voltage): The lowest input voltage interpreted as Logic '1' (where $dV_{out}/dV_{in} = -1$).
- V_{OL} (Output Low Voltage): Static low output: $V_{OL} = 0$ V for CMOS.
- V_{OH} (Output High Voltage): Static high output: $V_{OH} = V_{DD}$ for CMOS.

Formulas:

$$NM_L = V_{IL} - V_{OL} = V_{IL} \quad (22)$$

$$NM_H = V_{OH} - V_{IH} = V_{DD} - V_{IH} \quad (23)$$

3. Alternative load Inverters

Before static CMOS was standardized, alternative single-channel (nMOS-only) designs were used to avoid fabricating pMOS devices.

- **Resistive-Load Inverter:** Uses a passive resistor R_L as the pull-up load. Drawbacks: consumes a massive silicon area for high resistance; has static power dissipation when output is low ($I_{static} = V_{DD}/R_L$).
- **Enhancement-Load Inverter:** Uses an enhancement-mode nMOS transistor as a load (gate connected to V_{DD} or drain). Drawbacks: Output high voltage is degraded ($V_{OH} = V_{DD} - V_{thn}$), and suffers from static power dissipation when V_{out} is low.
- **Depletion-Load Inverter:** Uses a depletion-mode nMOS transistor (with gate shorted to source, $V_{GS} = 0$) as a load. Acts as a constant current source, yielding a sharper VTC transition and full logic swing ($V_{OH} = V_{DD}$), but still has high static power dissipation when output is low.

CMOS vs Depletion-Load Inverter Comparison

Feature	Static CMOS Inverter	Depletion-Load Inverter
Device Count	2 (1 nMOS, 1 pMOS).	2 (1 enhancement, 1 depletion nMOS).
Logic Swing	Full rail-to-rail swing (0 to V_{DD}).	High swing (nearly 0 to V_{DD}).
Static Power	Zero (ignoring tiny leakage).	High (when V_{out} is low).
Transition Width	Narrow, sharp drop.	Moderate.
Fabrication	High complexity (well formation).	Low complexity (single-channel).

Quick Revision — Module 4

MOS & CMOS Inverters (Static Characteristics) | PE-EC603C

Key Inverter Equations

$$V_{sp} = \frac{V_{thn} + r(V_{DD} - |V_{thp}|)}{1 + r} \quad \text{where } r = \sqrt{\frac{k_p}{k_n}} = \sqrt{\frac{\mu_p W_p L_n}{\mu_n W_n L_p}}$$

$$\text{Symmetric Inverter Width Ratio: } \left(\frac{W}{L}\right)_p \approx 2.5 \left(\frac{W}{L}\right)_n \quad V_{sp} = \frac{V_{DD}}{2}$$

$$NM_L = V_{IL} - V_{OL} = V_{IL} \quad NM_H = V_{OH} - V_{IH} = V_{DD} - V_{IH}$$

One-Line Definitions

- **VTC:** Plot of output voltage against input voltage characterizing static gain and noise immunities.
- **Switching Threshold (V_{sp}):** Input voltage at which the output voltage equals the input voltage ($V_{in} = V_{out}$).
- **Noise Margin:** The maximum noise voltage that can be added to the input signal without corrupting the output logic state.
- **Symmetric Inverter:** An inverter with identical pull-up and pull-down strengths, placing V_{sp} exactly at $V_{DD}/2$.
- **Static Power Dissipation:** Power consumed by the gate when inputs are static (non-switching).
- **Depletion Load:** An nMOS transistor with $V_{th} < 0$, configured with gate shorted to source to act as a current source.

Frequently Asked / Viva Questions

Q1. Why is the static power dissipation of a CMOS inverter practically zero?

Because in either steady state (Input = '0' or Input = '1'), one of the two series transistors (either pMOS or nMOS) is completely cut off, presenting an open circuit. Consequently, no direct path exists from V_{DD} to GND, and current flow is limited to subthreshold and junction leakages (picoamps).

Q2. Derive the switching threshold V_{sp} of a CMOS inverter.

Equating saturation currents $I_{Dn} = I_{Dp} \Rightarrow \frac{1}{2}k_n(V_{sp} - V_{thn})^2 = \frac{1}{2}k_p(V_{DD} - V_{sp} - |V_{thp}|)^2$. Taking the square root, collecting terms, and solving for V_{sp} yields $V_{sp} = \frac{V_{thn} + r(V_{DD} - |V_{thp}|)}{1 + r}$ where $r = \sqrt{k_p/k_n}$.

Q3. How do we design a symmetric CMOS inverter and why is it preferred?

A symmetric inverter has $V_{sp} = V_{DD}/2$, which maximizes both noise margins

Frequently Asked / Viva Questions (contd.)

$(NM_L = NM_H)$ and balances rise and fall propagation delays. It is achieved by setting $k_n = k_p \Rightarrow \mu_n(W/L)_n = \mu_p(W/L)_p \Rightarrow (W/L)_p \approx 2.5(W/L)_n$.

Q4. Define Noise Margin and write its formulas for a CMOS inverter.

Noise margin represents the gate's noise immunity. For CMOS, since $V_{OL} = 0$ and $V_{OH} = V_{DD}$, the margins are $NM_L = V_{IL} - V_{OL} = V_{IL}$ and $NM_H = V_{OH} - V_{IH} = V_{DD} - V_{IH}$, where V_{IL} and V_{IH} are input voltages where the VTC slope $dV_{out}/dV_{in} = -1$.

Q5. Explain the VTC region 3 of a CMOS inverter.

In Region 3, the input is close to $V_{DD}/2$. Both nMOS and pMOS are in saturation simultaneously, acting as high-impedance current sources. This creates a very high voltage gain ($dV_{out}/dV_{in} \ll -1$), causing a steep drop in V_{out} .

Q6. What are the disadvantages of a resistive-load inverter?

First, it consumes static power ($P = V_{DD}^2/R_L$) whenever the output is low because the pull-down nMOS is ON. Second, to get low V_{OL} , R_L must be very large (tens of $k\Omega$), which requires a massive surface area on silicon compared to a transistor.

Q7. Why does an enhancement-load inverter suffer from degraded V_{OH} ?

In an enhancement-load nMOS inverter, the load transistor turns OFF when the output rises to $V_{DD} - V_{thn}$ because its gate-source voltage drops below the threshold voltage. Thus, it cannot pull the output all the way up to V_{DD} .

Q8. Explain the depletion-load inverter and its advantage over resistive-load.

The depletion-load inverter uses a depletion-mode nMOS with $V_{th} < 0$ and gate shorted to source ($V_{GS} = 0$). It behaves as a constant current source rather than a passive resistor, which pulls the output up to the full V_{DD} and yields a sharper VTC transition.

Q9. If a CMOS inverter has $V_{DD} = 3.3\text{ V}$, $V_{thn} = 0.7\text{ V}$, $|V_{thp}| = 0.8\text{ V}$, and $r = 1.0$, calculate V_{sp} .

Using the formula: $V_{sp} = \frac{V_{thn} + r(V_{DD} - |V_{thp}|)}{1 + r} = \frac{0.7 + 1.0 \times (3.3 - 0.8)}{1 + 1} = \frac{0.7 + 2.5}{2} = 1.6\text{ V}$.

Q10. How does noise margin scale when we reduce the supply voltage V_{DD} ?

As V_{DD} scales down, the total transition range of the VTC shrinks. Since critical points V_{IL} and V_{IH} scale proportionally with V_{DD} , the absolute noise margins (NM_L, NM_H) decrease, making the circuit more sensitive to external electrical noise.

Module 5

CMOS Combinational Logic Gates

1. CMOS Combinational Logic Gates

Combinational logic circuits in CMOS are built using complementary networks: a Pull-Up Network (PUN) composed of pMOS transistors and a Pull-Down Network (PDN) composed of nMOS transistors.

1.1 Static NAND & NOR Gates

Static CMOS gates are complementary. For any boolean function, if the nMOS PDN implements the function in its uncomplemented form, the pMOS PUN implements the dual function.

- **2-Input NAND Gate:**

- **PDN:** Two nMOS transistors connected in series. Both must be ON ($A = B = 1$) to pull the output to GND.
- **PUN:** Two pMOS transistors connected in parallel. If either input is low ($A = 0$ or $B = 0$), at least one pMOS pulls the output to V_{DD} .
- **Sizing:** Since two series nMOS transistors double the pull-down path resistance, each nMOS must be sized $2W_n$ to achieve the same drive current as a standard inverter. The parallel pMOS transistors remain $W_p \approx 2.5W_n$.

- **2-Input NOR Gate:**

- **PDN:** Two nMOS transistors connected in parallel. If either input is high, the output is pulled to GND.
- **PUN:** Two pMOS transistors connected in series. Both inputs must be low to pull the output to V_{DD} .
- **Sizing:** Since two series pMOS transistors double the pull-up path resistance, each pMOS must be sized $2W_p \approx 5W_n$ to match a standard inverter. The parallel nMOS transistors remain W_n .

1.2 Complex Logic Gates (AOI & OAI)

Complex gates implement multiple logic operations in a single physical gate, reducing transistor count, parasitics, and propagation delay.

- **AND-OR-INVERT (AOI):** Implements the function $Y = \overline{(A \cdot B) + C}$.

- **PDN (AND-OR)**: Transistors A and B are in series, and this group is in parallel with transistor C .
- **PUN (OR-AND)**: Dual network: Transistors A and B are in parallel, and this group is in series with transistor C .
- **OR-AND-INVERT (OAI)**: Implements the function $Y = \overline{(A + B) \cdot C}$.
 - **PDN (OR-AND)**: Transistors A and B are in parallel, and this group is in series with transistor C .
 - **PUN (AND-OR)**: Dual network: Transistors A and B are in series, and this group is in parallel with transistor C .

2. Switching & Transient Characteristics

The dynamic performance of a digital gate is determined by how quickly it can charge and discharge its output load capacitance.

2.1 Propagation Delay Derivation (t_{pHL}, t_{pLH})

Using an equivalent RC model, the propagation delay represents the time taken for the output to reach 50% of its final value after the input crosses its 50% value.

Consider a capacitor C_L discharging from V_{DD} to 0 through an nMOS transistor. The transient discharge voltage is governed by the differential equation:

$$i_D(t) = -C_L \frac{dV_{out}(t)}{dt} \quad (24)$$

For a simplified analysis, we approximate the transistor as a constant equivalent resistance $R_{on,n}$ during the transition:

$$V_{out}(t) = V_{DD}e^{-t/\tau_n} \quad \text{where } \tau_n = R_{on,n}C_L \quad (25)$$

To find the high-to-low propagation delay t_{pHL} , we solve for $V_{out}(t_{pHL}) = 0.5V_{DD}$:

$$0.5V_{DD} = V_{DD}e^{-t_{pHL}/\tau_n} \implies e^{t_{pHL}/\tau_n} = 2 \quad (26)$$

$$t_{pHL} = \ln(2)\tau_n = \ln(2)R_{on,n}C_L \approx 0.69R_{on,n}C_L \quad (27)$$

Similarly, the low-to-high propagation delay t_{pLH} for charging C_L through the pMOS pull-up network is:

$$t_{pLH} = \ln(2)\tau_p = \ln(2)R_{on,p}C_L \approx 0.69R_{on,p}C_L \quad (28)$$

The average propagation delay t_p of the gate is:

$$t_p = \frac{t_{pHL} + t_{pLH}}{2} \quad (29)$$

2.2 Rise and Fall Times (t_r, t_f)

- **Fall Time (t_f):** Time required for the output to drop from 90% to 10% of its initial value (V_{DD}).

$$t_f = t_{10\%} - t_{90\%} = \tau_n \ln(0.1) - \tau_n \ln(0.9) = \tau_n \ln\left(\frac{0.9}{0.1}\right) = \tau_n \ln(9) \approx 2.2R_{on,n}C_L \quad (30)$$

- **Rise Time (t_r):** Time required for the output to rise from 10% to 90% of its final value (V_{DD}).

$$t_r \approx 2.2R_{on,p}C_L \quad (31)$$

2.3 Parasitic Capacitance Components

The total load capacitance C_L consists of:

$$C_L = C_{gate} + C_{diff} + C_{wire} \quad (32)$$

1. **Gate Capacitance (C_{gate}):** The input capacitance of the succeeding logic gates.
2. **Diffusion Capacitance (C_{diff}):** The drain junction capacitances of the driving gate itself, comprising area and sidewall components: $C_{diff} = A_D C_j + P_D C_{jsw}$.
3. **Routing/Wire Capacitance (C_{wire}):** The capacitance of the metal interconnect lines linking the gates.

3. Dynamic CMOS Logic Circuits

Dynamic logic circuits rely on the temporary storage of charge on a high-impedance node rather than continuous static connections.

3.1 Dynamic Gate Principle and Operation

A dynamic gate consists of a precharge pMOS (M_{pre}), an evaluate nMOS (M_{eval}), and an nMOS pull-down logic network (PDN). Its operation is split into two phases controlled by the clock (Φ):

1. Precharge Phase ($\Phi = 0$):

- M_{pre} is turned ON; M_{eval} is turned OFF.
- The path to GND is blocked. The output node charge capacitance C_L charges to V_{DD} .
- Output = High ('1') regardless of the inputs to the PDN.

2. Evaluation Phase ($\Phi = 1$):

- M_{pre} is turned OFF; M_{eval} is turned ON.
- If the input combination creates a conducting path through the PDN, the output node discharges to GND (Output = '0').
- If the PDN is non-conducting, the output node remains at its precharged value V_{DD} via stored charge on C_L (Output = '1').

3.2 Problems in Dynamic Logic

Despite having fewer transistors ($N + 2$ instead of $2N$) and high speed, dynamic logic suffers from several severe physical issues:

- **Charge Leakage:** During the evaluation phase, if the output node is left floating at V_{DD} , leakage currents (subthreshold leakage through the PDN and reverse-biased junction leakage) slowly discharge C_L , degrading the logic level. This limits the minimum clock operating frequency.
- **Charge Sharing:** If the output is precharged to V_{DD} and an internal node capacitance C_{int} is initially discharged, turning on a subset of the PDN that does not lead to GND will cause the charge on C_L to redistribute with C_{int} . The final output voltage drops to:

$$V_{out} = V_{DD} \left(\frac{C_L}{C_L + C_{int}} \right) \quad (33)$$

If V_{out} drops below the switching threshold of the next gate, a logic error occurs.

- **Cascading Problem:** When dynamic gates are directly cascaded, during precharge, both stage outputs are V_{DD} . When evaluation begins ($\Phi = 1$), the inputs to Stage 2 are initially '1'. Before Stage 1 can evaluate and drop its output to '0', Stage 2 sees a '1' at its input and begins to discharge its precharged node. Once Stage 2 discharges, it cannot recover since the precharge transistor is OFF. This is a severe race condition.

3.3 Domino Logic


Domino CMOS logic solves the cascading problem by inserting a static CMOS inverter at the output of every dynamic stage.

Domino Logic Mechanism

During precharge ($\Phi = 0$), the dynamic node is charged to V_{DD} , making the static inverter output 0. Since the inverter output is 0, the nMOS inputs of all subsequent stages are held OFF. When evaluation begins ($\Phi = 1$), the nodes evaluate sequentially like falling dominoes, preventing premature discharge.

To prevent charge leakage and charge sharing, a weak pMOS feedback transistor (called a **keeper**) is added, controlled by the inverter output, to hold the dynamic node at V_{DD} when it is floating.

Domino CMOS Logic Gate Circuit Diagram



3.4 NORA Logic

NORA (No-Race) CMOS logic avoids the static inverter delay of Domino logic by alternating dynamic blocks of opposite logic structures:

- **n-tree block:** Uses an nMOS PDN. Precharges to V_{DD} ($\Phi = 0$) and evaluates to GND ($\Phi = 1$).
- **p-tree block:** Uses a pMOS PUN. Precharges to GND ($\Phi = 0$ using an nMOS precharge) and evaluates to V_{DD} ($\Phi = 1$ using a pMOS evaluation transistor).
- By cascading an n-tree stage directly into a p-tree stage, the cascading race is eliminated because the outputs are in opposite precharged states.

4. CMOS Sequential Logic Circuits

Sequential logic circuits use feedback loop topologies to store state.

4.1 SR Latch

The SR latch is a bistable circuit. The NAND-based implementation uses cross-coupled NAND gates.

- When $S' = 0, R' = 1$, the latch sets ($Q = 1, Q' = 0$).
- When $S' = 1, R' = 0$, the latch resets ($Q = 0, Q' = 1$).
- When $S' = 1, R' = 1$, the latch holds its previous state.
- When $S' = 0, R' = 0$, both outputs go to 1 (invalid state).

4.2 D Latch (Transmission Gate Based)

A D Latch is level-sensitive. It is built using Transmission Gates (TGs) and cross-coupled inverters.

- A TG consists of an nMOS and a pMOS connected in parallel, controlled by complementary clocks (CLK and CLK'). It acts as an ideal bilateral switch with zero voltage degradation.
- **Transparent Mode** ($CLK = 1$): The input TG is ON, passing input D to the output ($Q = D$). The feedback loop is open because the feedback TG is OFF.
- **Hold Mode** ($CLK = 0$): The input TG is OFF, isolating the storage node. The feedback TG is ON, closing the cross-coupled inverter loop to hold the stored state indefinitely.

4.3 D Flip-flop (Master-Slave Configuration)

An edge-triggered D flip-flop is constructed by cascading two D latches in a Master-Slave structure controlled by complementary clock phases:

- **Master Latch:** Level-sensitive, transparent when $CLK = 0$, holds when $CLK = 1$.
- **Slave Latch:** Level-sensitive, holds when $CLK = 0$, transparent when $CLK = 1$.
- **Overall Operation:**
 - When $CLK = 0$, the Master is transparent (samples input D), and the Slave is in hold mode (retains previous state).
 - On the rising edge of CLK ($0 \rightarrow 1$), the Master goes into hold mode, locking the sampled input value. Concurrently, the Slave becomes transparent, passing the locked Master output to the final output Q .
 - This creates a negative-edge or positive-edge triggered behavior depending on clock routing.

Quick Revision — Module 5

Dynamic CMOS Circuits & Sequential Logic | PE-EC603C

Key Equations

$$\text{Propagation Delay: } t_{pHL} \approx 0.69R_{on,n}C_L \quad t_{pLH} \approx 0.69R_{on,p}C_L$$

$$\text{Rise \& Fall Times: } t_f \approx 2.2R_{on,n}C_L \quad t_r \approx 2.2R_{on,p}C_L$$

$$\text{Charge Sharing final voltage: } V_{out,final} = V_{DD} \left(\frac{C_L}{C_L + C_{int}} \right)$$

$$\text{2-Input NAND Sizing: } W'_n = 2W_n, W'_p = W_p \quad \text{2-Input NOR Sizing: } W'_n = W_n, W'_p = 2W_p$$

One-Line Definitions

- **AOI Gate:** A static CMOS gate implementing series-parallel logic that ANDs, ORs, then inverts the inputs.
- **Propagation Delay:** Average time required for output signal transitions to reach 50% of their value relative to the input.
- **Dynamic CMOS Logic:** A class of logic gates using clock phases to precharge and evaluate logic on temporary capacitances.
- **Charge Sharing:** Charge redistribution between a floating node and internal node capacitances, causing voltage drops.
- **Domino Logic:** Dynamic CMOS logic configuration with a static inverter at the output to ensure stable cascaded evaluation.
- **Keeper Transistor:** A weak feedback transistor used to combat leakage and noise on dynamic high-impedance nodes.
- **Transmission Gate:** A bilateral analog switch consisting of parallel nMOS and pMOS transistors driven by complementary clocks.

Frequently Asked / Viva Questions

Q1. Why does a series transistor stack require width scaling in static CMOS?

In static CMOS, putting transistors in series increases the effective channel length, doubling the resistance for two transistors. To maintain the same drive current (speed) as a standard inverter, the width W of each series transistor must be doubled.

Q2. Derive the propagation delay expression $t_{pHL} = 0.69R_{on,n}C_L$ using the RC model.

For an RC discharge circuit, $V_{out}(t) = V_{DD}e^{-t/RC}$. The propagation delay t_{pHL} is the time when $V_{out}(t_{pHL}) = 0.5V_{DD} \Rightarrow 0.5V_{DD} = V_{DD}e^{-t_{pHL}/RC} \Rightarrow e^{-t_{pHL}/RC} = 1/2 \Rightarrow t_{pHL} = RC \ln(2) \approx 0.69R_{on,n}C_L$.

Frequently Asked / Viva Questions (contd.)

Q3. What are the primary differences between Rise/Fall time and Propagation Delay?

Rise/Fall time (t_r/t_f) is the time taken for a single signal to transition between 10% and 90% of its peak amplitude. Propagation delay (t_{pLH}/t_{pHL}) measures the time difference between the input crossing 50% and the output crossing 50% during a transition.

Q4. Explain the precharge and evaluation phases in dynamic CMOS logic.

During precharge ($\text{CLK} = 0$), the precharge pMOS is ON, charging the output node to V_{DD} , while the evaluate nMOS is OFF. During evaluation ($\text{CLK} = 1$), the precharge pMOS is OFF, the evaluate nMOS is ON, and the output node either discharges to GND or stays high based on the PDN logic state.

Q5. Why cannot raw dynamic CMOS gates be cascaded directly?

During precharge, outputs of all stages are high. When evaluation starts, the first stage's output takes a finite time to drop to 0. During this brief interval, the second stage sees a high input and discharges its node prematurely. This discharge is irreversible during that evaluation phase.

Q6. How does Domino CMOS logic solve the cascading problem?

Domino logic places a static inverter after the dynamic node. During precharge, the dynamic node is high, making the inverter output 0. Thus, the succeeding stage nMOS inputs are held at 0, preventing them from discharging until the first stage has evaluated and its output transitions.

Q7. What is the function of a keeper transistor in Domino logic?

The keeper is a weak pMOS transistor whose gate is driven by the output inverter. When the dynamic node is precharged and remains high, the inverter output is low, turning the keeper ON to pull the node to V_{DD} . This counters subthreshold leakage and charge sharing.

Q8. Explain charge sharing in dynamic CMOS and how to mitigate it.

Charge sharing occurs when a precharged output node redistributes its charge with internal node capacitances in the PDN when some input switches. It causes the output voltage to drop. Mitigation techniques include adding a keeper transistor or precharging internal nodes to V_{DD} during the precharge phase.

Q9. What is NORA logic and how does it differ from Domino logic?

NORA (No-Race) logic alternates n-tree and p-tree dynamic stages rather than using static inverters between stages. The n-tree stages precharge to V_{DD} and evaluate to GND, while the p-tree stages precharge to GND and evaluate to V_{DD} , allowing direct cascading.

Q10. Describe the structure and advantage of a Transmission Gate (TG).

A TG consists of an nMOS and pMOS in parallel with complementary clock controls. Its main advantage is that it passes a full logic swing (both strong

Frequently Asked / Viva Questions (contd.)

'0' and strong '1') without the threshold voltage drop (V_{th}) associated with single-transistor pass logic.

Static CMOS vs. Dynamic CMOS Logic

Feature	Static CMOS	Dynamic CMOS
Transistor Count	$2N$ transistors (high area).	$N + 2$ transistors (low area).
Static Power	Virtually zero.	Virtually zero.
Input Capacitance	High (gates of both nMOS & pMOS).	Low (gate of nMOS only).
Speed	Moderate.	High (lower parasitic capacitances).
Sensitivity to Noise	Low (high noise margins).	High (sensitive to leakage & sharing).
Clocking	No clock required.	Requires a continuous clock signal.

Module 6

Transistor Sizing & Buffer Chains

1. Transistor Sizing & Buffer Chains

To optimize circuit delay, transistors must be sized appropriately based on their load.

1.1 Transistor Sizing Principles

For a CMOS inverter, matching the pull-up and pull-down strengths requires:

$$\beta_p = \beta_n \implies \mu_p C_{ox} \frac{W_p}{L_p} = \mu_n C_{ox} \frac{W_n}{L_n} \implies W_p \approx r \cdot W_n \quad (34)$$

where $r = \mu_n / \mu_p$ is typically 2.5 for silicon. In complex logic paths with N series transistors, the channel width of each device must be increased to $N \cdot W$ to keep the path resistance equivalent to a single transistor of width W .

1.2 Driving Large Capacitive Loads (Inverter Chain)

When a small gate (input capacitance C_{in}) must drive a massive capacitive load C_L (e.g., an output pad or global clock bus), using a single gate results in a very large delay. Instead, we cascade a chain of N inverters, where each stage is scaled up by a constant factor f relative to the preceding stage.

Inverter Chain Sizing Model

Let $C_{in,k}$ be the input capacitance of the k -th inverter. The scaling factor is:

$$f = \frac{C_{in,k+1}}{C_{in,k}} \quad \text{for } k = 1, \dots, N \quad (35)$$

The total path sizing ratio is:

$$F = \frac{C_L}{C_{in,1}} = f^N \quad (36)$$

The total propagation delay of the chain is the sum of the delays of the N stages. Assuming the delay of a standard inverter driving an identical load is τ_0 , the total delay is:

$$t_{path} = N \cdot f \cdot \tau_0 = N \cdot \left(\frac{C_L}{C_{in,1}} \right)^{1/N} \tau_0 \quad (37)$$

To find the optimal value of N that minimizes the delay, we differentiate t_{path} with respect to N and set it to zero:

$$\frac{dt_{path}}{dN} = 0 \implies f = e \approx 2.718 \quad (38)$$

In practical layout design, a sizing factor of $f \approx 3$ to 4 is used to save area and power with minimal delay penalty. The optimal number of stages is:

$$N = \ln(F) = \ln\left(\frac{C_L}{C_{in,1}}\right) \quad (39)$$

2. CMOS Power Dissipation

Power dissipation in CMOS circuits is divided into three components:

$$P_{total} = P_{dynamic} + P_{short-circuit} + P_{static} \quad (40)$$

2.1 Dynamic Power Dissipation ($P_{dynamic}$)

Dynamic power is consumed when the circuit switches states, charging and discharging node capacitances.

Dynamic Power Derivation

During a low-to-high transition, the energy drawn from the power supply V_{DD} is:

$$E_{supply} = \int_0^\infty i_{supply}(t) V_{DD} dt = V_{DD} \int_0^\infty C_L \frac{dV_{out}}{dt} dt = C_L V_{DD}^2 \quad (41)$$

The energy stored in the capacitor at the end of the transition is:

$$E_{cap} = \frac{1}{2} C_L V_{DD}^2 \quad (42)$$

The remaining half of the energy ($E_{diss,p} = \frac{1}{2} C_L V_{DD}^2$) is dissipated as heat in the pMOS pull-up path. During the high-to-low transition, no energy is drawn from the supply, and the stored capacitor energy is dissipated in the nMOS pull-down path ($E_{diss,n} = \frac{1}{2} C_L V_{DD}^2$).

Thus, the total energy dissipated per switching cycle (one $0 \rightarrow 1$ and one $1 \rightarrow 0$ transition) is:

$$E_{cycle} = E_{diss,p} + E_{diss,n} = C_L V_{DD}^2 \quad (43)$$

If the circuit switches at a clock frequency f with an activity factor α (probability of a transition occurring per cycle), the average dynamic power is:

$$P_{dynamic} = \alpha C_L V_{DD}^2 f \quad (44)$$

2.2 Short-Circuit Power Dissipation ($P_{short-circuit}$)

During input transitions, when the input voltage V_{in} is between V_{thn} and $V_{DD} - |V_{thp}|$, both the nMOS and pMOS transistors are simultaneously ON. This creates a direct conductive path from V_{DD} to GND, resulting in a short-circuit current spike I_{sc} .

Minimization: Short-circuit power is minimized by keeping input signal rise and fall times very sharp, ensuring the transistors remain in the active overlap region for a negligible fraction of time.

2.3 Static Power Dissipation (P_{static})

Static power is consumed when the inputs are constant (no switching activity):

$$P_{static} = I_{leak} \cdot V_{DD} \quad (45)$$

The leakage current I_{leak} consists of:

1. **Subthreshold Leakage:** Current flowing from drain to source when $V_{GS} < V_{th}$, which increases exponentially as technology scales down and V_{th} is lowered.
2. **Gate Oxide Leakage:** Tunneling current through the extremely thin gate oxide dielectric.
3. **Junction Leakage:** Reverse-biased PN junction leakage between diffusion wells and substrate.

2.4 Latch-Up and Prevention

Latch-up is a critical failure mode in CMOS circuits where a low-impedance path is established between V_{DD} and GND, leading to massive current draw and permanent device destruction.

- **Cause:** It is caused by the accidental triggering of parasitic bipolar transistors (a PNP transistor formed by p+ source/drain, n-well, and p-substrate; and an NPN transistor formed by n+ source/drain, p-substrate, and n-well) that form a back-to-back SCR (Silicon Controlled Rectifier) feedback loop.
- **Mitigation Techniques:**
 - **Guard Rings:** Place heavily doped n^+ rings in the n-well connected to V_{DD} , and p^+ rings in the p-substrate connected to GND to collect stray carriers before they reach the bases of the parasitic BJTs.
 - **Substrate Contacts:** Maximize substrate/well taps close to the source contacts of transistors to keep the local well resistance low ($R_{well}, R_{sub} \approx 0$), preventing base-emitter forward bias.
 - **Trench Isolation:** Use Shallow Trench Isolation (STI) between nMOS and pMOS to physically block the parasitic BJT path.

3. Layout and Design Rules

Physical layout translates the schematic into geometric masks for chip fabrication.


3.1 Stick Diagrams

A stick diagram is a simplified topological representation of a layout, showing the relative placement and interconnection of layers without absolute dimensions.

Stick Diagram Color Codes

- **Blue (Metal 1):** Power rails (V_{DD} , GND) and routing connections.
- **Red (Polysilicon):** Gate electrodes and input signal lines.
- **Green (n-Diffusion):** Active areas for nMOS transistors.
- **Amber/Yellow (p-Diffusion):** Active areas for pMOS transistors.
- **Black Cross / Dot:** Contact cuts connecting different layers.

Stick Diagram of a 2-Input CMOS NAND Gate



3.2 Lambda (λ) vs. Micron Layout Rules

Layout rules prevent defects like short-circuits or open circuits during manufacturing.

- **Lambda-based rules (Mead-Conway):** Characterize the layout dimensions in terms of a scalable parameter λ , where 2λ equals the minimum feature size (channel length). Scaling the circuit to a new process node requires only updating the value of λ .
- **Micron-based rules:** Hard-coded absolute dimensions in micrometers/nanometers. Do not scale easily, requiring a complete redesign of the layout for a new technology, but yield tighter, more optimized layouts.

4. Physical Design Automation

Physical design automation translates a netlist into physical geometry on silicon through automated EDA tools.

1. Partitioning:

- **Goal:** Decompose a complex system containing millions of gates into smaller, manageable sub-chips or functional blocks.
- **Objective:** Minimize the number of cut nets (connections) crossing between different partitions to reduce routing congestion and delay.

2. Floorplanning:

- **Goal:** Plan the physical structure and block placement of the chip.
- **Objective:** Determine the shape, size, and approximate location of functional blocks (cores, RAMs). Establish the power distribution network (PDN grids) and pad structures. Optimize the chip aspect ratio and minimize dead area.

3. Placement:

- **Goal:** Assign exact physical coordinate locations to all standard cells within the floorplanned rows.
- **Objective:** Minimize total wire length, satisfy timing constraints, and avoid cell overlaps.

4. Global Routing:

- **Goal:** Plan the general paths for all signal wires across routing channels.
- **Objective:** Determine which channels or regions a net will traverse, optimizing congestion across the chip without defining the specific tracks yet. This is followed by **Detailed Routing**, which assigns wires to specific metal tracks and layers.

Quick Revision — Module 6

Sizing, Power, Layout & Physical Design Automation | PE-EC603C

Key Equations

Optimal Inverter Chain Sizing: $f = e \approx 2.718$ Optimal Stages: $N = \ln\left(\frac{C_L}{C_{in}}\right)$

Dynamic Power Dissipation: $P_{dynamic} = \alpha C_L V_{DD}^2 f$

Static Power Dissipation: $P_{static} = I_{leak} V_{DD}$ $P_{total} = P_{dyn} + P_{sc} + P_{static}$

Lambda scale relationship: Minimum Channel Length = 2λ Poly-to-Poly spacing = 3λ

One-Line Definitions

- **Inverter Chain:** A cascade of progressively larger inverters designed to drive large capacitive loads with minimal delay.
- **Dynamic Power:** Power consumed by charging and discharging nodal capacitances during logical transitions.
- **Subthreshold Leakage:** Drain-source conduction current that flows when the gate-source voltage is below the threshold voltage.
- **Latch-Up:** A parasitic SCR trigger state creating a low-impedance short-circuit between supply rails, risking thermal failure.
- **Stick Diagram:** A cartoon layout representation using color-coded lines to show transistor connectivity.
- **Lambda (λ) Design Rules:** Mead-Conway layout rules parameterized by a scaling factor λ to support easy node migration.
- **Floorplanning:** The EDA step determining shapes, sizes, and layout placements of block areas and power nets on a chip.

Frequently Asked / Viva Questions

Q1. Derive the optimal scaling factor $f = e$ for an inverter chain.

The total delay of N stages is $t_{path} = N f \tau_0$. Since $f^N = F \Rightarrow N = \ln(F)/\ln(f)$, substituting N yields $t_{path} = \frac{\ln(F)}{\ln(f)} f \tau_0 = \ln(F) \tau_0 \frac{f}{\ln(f)}$. To minimize, differentiate with respect to f : $\frac{d}{df} \left(\frac{f}{\ln(f)} \right) = \frac{\ln(f)-1}{(\ln(f))^2} = 0 \Rightarrow \ln(f) = 1 \Rightarrow f = e$.

Q2. Why does charging a capacitor from V_{DD} dissipate energy in the pull-up network?

When charging a load capacitor C_L to V_{DD} , the charge delivered is $Q = C_L V_{DD}$, drawing an energy of $E_{supply} = Q V_{DD} = C_L V_{DD}^2$. The final energy stored in the

Frequently Asked / Viva Questions (contd.)

capacitor is $E_{cap} = \frac{1}{2}C_L V_{DD}^2$. By energy conservation, the remaining half of the energy is dissipated across the resistance of the conducting pMOS transistor as heat.

Q3. Explain how subthreshold leakage current behaves in sub-micron technologies.

Subthreshold leakage is the current that flows between source and drain when $V_{GS} < V_{th}$. It is governed by diffusion and scales exponentially with lower threshold voltages ($I_{sub} \propto e^{(V_{GS}-V_{th})/nV_T}$). Thus, as technology scales and V_{th} drops, static subthreshold power increases significantly.

Q4. What is Latch-Up and how does it happen in CMOS?

CMOS structures contain parasitic PNP (p+ S/D, n-well, p-sub) and NPN (n+ S/D, p-sub, n-well) transistors forming a thyristor circuit. If noise injects current, it turns on one transistor, which then turns on the other, creating a self-sustaining low-impedance feedback path from V_{DD} to GND that can burn out the chip.

Q5. Explain the role of guard rings in preventing Latch-Up.

Guard rings are heavily doped n^+ regions in n-wells connected to V_{DD} and p^+ regions in p-substrates connected to GND. They shunt stray currents by providing a low-resistance path to collect minority carriers, preventing the parasitic BJTs from turning ON.

Q6. Describe the color coding standard used in Stick Diagrams.

Stick diagrams use: Blue for Metal 1 (routing and rails), Red for Polysilicon (gate contacts), Green for n-diffusion (nMOS active channel), Amber/Yellow for p-diffusion (pMOS active channel), and black dots/crosses for layer connection contacts.

Q7. Compare Lambda-based and Micron-based design rules.

Lambda-based design rules scale layout shapes by a parameter λ (equal to half the minimum feature size), making migration to new technology nodes automatic by changing λ . Micron-based design rules use absolute physical dimensions, which are harder to scale but yield much denser layouts.

Q8. What are the primary objectives of partitioning in physical design?

Partitioning divides a large netlist into smaller sub-blocks. Its primary objective is to minimize the number of interconnect wires crossing the boundaries of partitions, which reduces routing congestion, propagation delay, and improves overall layout efficiency.

Q9. Explain the difference between Global Routing and Detailed Routing.

Global Routing plans the rough paths of all signal nets, deciding which channels or routing regions they will pass through to balance routing congestion. Detailed Routing takes this plan and assigns the nets to specific metal tracks and layers, complying with spacing and design rules.

Frequently Asked / Viva Questions (contd.)

Q10. Why is floorplanning crucial for high-performance VLSI chips?

Floorplanning determines the physical locations and dimensions of functional blocks and coordinates the power supply network. It is crucial because early decisions on block placement set bounds on the length of global interconnect wires, which dominate routing delays and power consumption.

Lambda (λ) rules vs. Micron rules

Feature	Lambda-based (λ) Rules	Micron-based Rules
Scaling	Highly scalable (dimensions scaled by λ).	Not scalable (absolute physical dimensions).
Density	Sub-optimal (oversized clearances).	Highly optimized (maximum density).
Complexity	Simple and easy to learn.	Complex, process-specific specifications.
Migration	Auto-migration to new fabrication nodes.	Requires manual redesign of layout.
Application	Academic designs and prototyping.	Industry-standard product tape-outs.